Citation Hunt

Leaderboard

The Wikipedia snippet below is not backed by a reliable source. Can you find one?

Click I got this! to go to Wikipedia and fix the snippet, or Next! to see another one. Good luck!

In page Single instruction, multiple data:

"

Each hardware element (PU, or PE in ILLIAC IV terminology) working on individual data item sometimes also referred to as a SIMD lane or channel. The ILLIAC IV PE was a scalar 64-bit unit that could do 2x32-bit predication. Modern graphics processing units (GPUs) are invariably wide SIMD within a register (SWAR) and typically have more that 16 data lanes or channels of such Processing Elements.[citation needed] Some newer GPUs integrate mixed-precision[citation needed] SWAR pipelines, which performs concurrent sub-word 8-bit, 16-bit, and 32-bit operations. This is critical for applications like AI inference, where mixed precision boosts throughput.