Citation Hunt

The Wikipedia snippet below is not backed by a reliable source. Can you find one?

Click I got this! to go to Wikipedia and fix the snippet, or Next! to see another one. Good luck!

In page Hitachi 6309:

"

Although it is a dynamic design (the datasheet[1] specifies a 500 kHz minimum clocking frequency and it will lose its state when the clock speed is too low), it can be paused for up to 15 cycles.[citation needed] This is useful for direct memory access as it allows external devices to pause the CPU to release the memory bus, read or write small amounts of memory, and then unpause the CPU again. No other logic is required.